

plotted  $R_{on, spec}$  as a function of  $N$  for different values of  $R_B$  and  $R_{Link}$ . These values are not independent of each other, because they are based on the same diffusion step. We get an increase of  $R_{on, spec}$  for increasing  $R_B$  and  $R_{Link}$ . The minimum shifts toward smaller values of  $N$ , because  $R_n$  approaches its constant value slower than in Fig. 7. In the hypothetic case of a structure without the buried  $n^+$  layer, we would not get a minimum or in other words the minimal specific on-resistance is obtained for one cell, but our model can not be used in this case, because numerical simulations show that the current flow can not be assumed to be vertical under the gate region. In addition, we get a very uniform current distribution under the RESURF area and upwards toward the drain contact.

## V. DISCUSSION

The model we have presented can be improved by using analytical expressions for the different resistive elements, which we have extracted from numerical simulations. The difficulty is to get accurate models for the channel and JFET regions. The resistance of the JFET region depends on the gate length and the applied voltage. Several attempts have been made to model this region [6]–[8], but none of them manage without a number of simplifications or approximations. An increase of the gate length would, on the one hand, lead to a decreased JFET resistance, and on the other hand, to a faster increasing total length of the structure. This means, that we are facing a trade-off here. Our model shows that it is better to connect several transistors in parallel than using one huge device, if very large currents should be controlled.

However, it should be repeated here, that the results in this paper are valid for the 2-D case. Consequently, the model could be used when the transistor cells consist of long gate fingers. For the 3-D case, when the gate fingers are laid out in a mesh structure, the model should also provide a fairly good approximation. However, the difficulties mentioned above in determining the  $R_D$  are probably more severe in the 3-D case.

## VI. CONCLUSION

This paper has presented an analysis of the specific on-resistance of vertical high-voltage DMOS transistors on SOI substrates. An analytical model has been developed, which accurately predicts the specific on-resistance and its dependency on the number of cells. The model predicts an optimum number of cells, which results in the minimum specific on-resistance. The model shows very good agreement with results from 2-D numerical device simulations.

## ACKNOWLEDGMENT

The authors would like to acknowledge H. Norde and L. Vestling for their help and assistance with this paper.

## REFERENCES

- [1] H.-S. Park *et al.*, "Self-isolated LDMOS and bi-nMOS power transistors implemented by CMOS process technology," in *Proc. ESSDERC*, 1995, pp. 535–538.
- [2] D. M. Garner, "Failure mechanisms of SOI high-voltage LIGBTs and LDMOSes under unclamped inductive switching," in *Proc. ISPSD*, 2001, pp. 335–338.
- [3] U. Heinle, K. Pinardi, and J. Olsson, "Vertical high voltage devices on thick SOI with back-end trench formation," in *Proc. ESSDERC*, 2002, pp. 295–298.
- [4] U. Heinle and J. Olsson, "Integration of high voltage devices on thick SOI substrates for automotive applications," *Solid-State Electron.*, vol. 45, pp. 629–632, 2001.
- [5] J. A. Appels and H. M. J. Vaes, "High voltage thin layer devices (RESURF devices)," in *IEEE IEDM Tech. Dig.*, 1979, pp. 238–241.
- [6] C. H. Kreuzer, N. Krische, and P. Nance, "Physical based description of quasisaturation region of vertical DMOS power transistors," in *IEEE IEDM Tech. Dig.*, 1996, p. 18.7.
- [7] C. Hu, M.-H. Chi, and V. M. Patel, "Optimum design of power MOSFETs," *IEEE Trans. Electron Devices*, vol. ED-31, pp. 1693–1699, Dec. 1984.
- [8] S. C. Sun and J. D. Plummer, "Modeling of the on-resistance of LDMOS, VDMOS, and VDMOS power transistors," *IEEE Trans. Electron Devices*, vol. ED-27, pp. 356–367, Feb. 1980.
- [9] D. A. Grant and J. Gowar, *Power MOSFETs*. New York: Wiley, 1989.
- [10] Integrated Systems Engineering [Online]. Available: <http://www.ise.ch>.

## An Organic Poly(3,4-Ethylenedioxythiophene) Field-Effect Transistor Fabricated by Spin Coating and Reactive Ion Etching

Tianhong Cui, Guirong Liang, and Kody Varahramyan

**Abstract**—Organic field-effect transistors (OFETs) have been fabricated by the simple and low-cost fabrication processes of spin coating and reactive ion etching (RIE) with poly(styrenesulfonate) doped poly(3,4-ethylenedioxythiophene) as the p-type semiconductor, poly(4-Vinylphenol) as the gate dielectric layer, and polypyrrole (PPy) as the electrodes of gate, source, and drain. The dielectric, semiconductor, gate, and source/drain layers are deposited by low-cost spin coating and patterned with the RIE technique using aluminum thin film as the mask. The electrical characteristics of the device and the influence of PPy on the device performance have been investigated by comparing two types of OFETs with different gates, PPy as one gate and low-resistivity silicon as the other gate in an ambient atmosphere at room temperature. The OFET with PPy as the gate has a field-effect mobility of  $0.58 \times 10^{-4} \text{ cm}^2/\text{V}\cdot\text{s}$  with threshold voltage of  $-13.3 \text{ V}$  and subthreshold slope of  $6.77 \text{ V}/\text{decade}$ .

**Index Terms**—Organic field-effect transistor (OFET), poly(3,4-ethylenedioxythiophene), polypyrrole, reactive ion etching (RIE), spin coating.

## I. INTRODUCTION

Due to their low cost, flexibility, and easy processability, organic field-effect transistors (OFETs) have been the focus of enormous technological and scientific efforts for the applications to large-area displays and low-end electronic devices like smart cards. Many attempts in the OFETs have been successfully demonstrated with undoped or doped conjugated polymers such as polyaniline [1], polythiophene [2], poly-3-hexyl-thiophene [3], arylamino-poly-(phenylene-vinylene) [4], and alpha-sexithiophene [5] as the active materials.

To benefit from the various advantages of organic microelectronic devices, there are still several challenges to meet, such as low-cost and batch fabrication processes, novel organic materials with higher conductivities and higher field-effect mobilities, and organic devices comprised of all-organic materials. In this paper, the simple and low-cost procedures to fabricate an OFET as well as its electrical characteristics with poly(styrenesulfonate) doped poly(3,4-ethylenedioxythiophene)

Manuscript received August 21, 2002; revised March 4, 2003. The review of this brief was arranged by Editor S. Datta.

The authors are with the Institute for Micromanufacturing, Louisiana Tech University, Ruston, LA 71272 USA (e-mail: tcui@coes.latech.edu).

Digital Object Identifier 10.1109/TED.2003.813468




Fig. 1. Schematic cross-sectional view of the organic FETs with PEDT/PSS as the semiconductor.

(PEDT/PSS) as the active layer formed by the low-cost spin coating technique are presented. The simple fabrication processes are comprised of only four spin coatings and two reactive ion etching (RIE) steps with evaporated aluminum as the dry etching mask. In addition, the effect of polypyrrole (PPy) as the gate material on the device performance has also been investigated.

## II. EXPERIMENTS

PEDT/PSS used in our work is a promising p-type semiconductive polymer for electronic applications due to its excellent electrical and optical properties, such as the solution processability, the stability, and the transparent property with light and dark blue color after it is dried [6].

The schematic cross-sectional view of a fabricated OFET with PPy as the gate is shown in Fig. 1(a). For the fabrication of PEDT/PSS OFETs, a silicon wafer coated with 0.5- $\mu\text{m}$  thermal silicon dioxide was used as the substrate. After the wafer was cleaned, the polypyrrole layer about 1  $\mu\text{m}$  thick was spin-coated as the gate electrode and dried on the hot plate. Next, the poly(4-Vinylphenol) (PVP) film 800 nm thick was also spun as the gate dielectric layer. The wafer was cured on the hot plate at 110 °C for 5 min to remove all the solvent in the thin film. After baking PVP, the semiconductive polymer PEDT/PSS and the conductive polymer polypyrrole as source/drain electrodes were deposited by spin-coating in sequence. The sample was cured at 115 °C for 5 min after each spin-coating step. The thickness of the PEDT/PSS layer and the top PPy layer were 1  $\mu\text{m}$  and 500 nm, respectively. In our work, two reactive ion etching steps were utilized to pattern the polymer layers, and thus formed the device's structures, as shown in Fig. 1(a). Here, a layer of aluminum 120 nm thick was thermally evaporated as the dry etching mask for the RIE process. The first wet etching of aluminum formed the RIE metal mask covering the source, drain, and channel regions. The following RIE etching was used to pattern the top PPy layer and the PEDT/PSS layer. The second wet etching of aluminum formed the source and drain mask for the second RIE etching of the top PPy layer in the channel region and the outside PVP layer. Due to the higher RIE etching rate of PVP than PPy, the PVP in the outside region was etched away before the PPy in the channel region was completely etched. With some reduction in the thickness of the bottom PPy layer, the final device's structures were formed when the top PPy layer in the channel region was completely removed. The electrical characteristics of the fabricated OFET were measured with Keithley SMU236 and 237 measurement units in an ambient atmosphere at room temperature.




Fig. 2.  $I_D$  versus  $V_{DS}$  of the organic FET using PEDT/PSS as the semiconductor and PPy as the gate, with a channel length of 40  $\mu\text{m}$  and a channel width of 300  $\mu\text{m}$ .

## III. RESULTS AND DISCUSSIONS

The  $I_D$ - $V_{DS}$  drain characteristics of a typical OFET fabricated with PEDT/PSS as the semiconductor and PPy as the source, drain, and gate materials are shown in Fig. 2. This device has a channel length and width of 40 and 300  $\mu\text{m}$ , respectively, and a gate dielectric layer 800 nm thick. In the PEDT/PSS OFETs, the drain current  $I_D$  is controlled by the gate voltage  $V_{GS}$  applied to the PPy gate. The negative gate voltages will enlarge the conduction channel due to the formation of hole accumulation.

Fig. 2 shows that  $I_D$  increases linearly with  $V_{DS}$  when  $V_{GS}$  is small. When  $V_{GS}$  increases to be more negative,  $I_D$  rises more steeply at the small drain-source voltages  $V_{DS}$  and shows a tendency to saturate at relatively high  $V_{DS}$ . The characteristics of the OFET show two working regions: linear region and saturation region. Fig. 2 indicates that the PEDT/PSS works as a p-type semiconductor with holes as the majority carriers. When a negative bias is applied to the gate electrode, the holes are attracted to the region between the drain and the source. Under this condition, the conductivity of the channel between the drain and the source is increased with a negative gate bias. Thus, the field effect of this OFET is due to the hole accumulation in the PEDT/PSS layer between the drain and the source.

To analyze the electrical characteristics of the OFET, we assume that the theory for the traditional MOSFET is still effective. In the conventional FET, the drain current in the linear region and the saturation region can be expressed as [7]

$$I_D = \frac{W \mu_{\text{FET}} C_i}{L} V_{DS} (V_{GS} - V_{th}) \quad (1)$$

$$I_{D\text{sat}} = \frac{W \mu_{\text{FET}} C_i}{2L} (V_{GS} - V_{th})^2 \quad (2)$$

where  $W$  and  $L$  are the channel width and length, respectively,  $\mu_{\text{FET}}$  is the carrier mobility of the holes in the PEDT/PSS channel,  $C_i = \varepsilon_i / d_i$  is the gate dielectric capacitance per unit area ( $\varepsilon_i$  and  $d_i$  are the dielectric constant and the film thickness of the gate dielectric layer, respectively), and  $V_{GS}$ ,  $V_{DS}$ ,  $V_{th}$  are the gate voltage, the drain-source voltage, and the threshold voltage, respectively.

Fig. 3 shows the measured gate transfer characteristics of the PEDT/PSS OFET with PPy as the gate. By linearly extrapolating the curve to the  $V_{GS}$  axis, the threshold voltage  $V_{th}$  can be extracted to be -13.3 V. It indicates that the OFET is a normally off transistor.




Fig. 3. Gate transfer characteristics of the organic FETs using PEDT/PSS as the semiconductor and PPy as the gate, with a channel length of 40  $\mu\text{m}$  and a channel width of 300  $\mu\text{m}$ .




Fig. 4. Drain characteristics of the PEDT/PSS OFET using a heavily  $n^+$  doped silicon as the gate and the substrate, with a channel length of 40  $\mu\text{m}$  and channel width of 300  $\mu\text{m}$ .

The hole mobility  $\mu_{\text{FET}}$  in the linear region with a small  $V_{DS}$  of  $-15$  V can be extracted to be  $0.58 \times 10^{-4} \text{ cm}^2/\text{V}\cdot\text{s}$  from Fig. 3. When the  $V_{DS}$  of  $-15$  V was applied and the gate voltages were swept from 20 to  $-20$  V, the subthreshold slope was obtained to be about 6.77 V/decade.

For the influence of different gate materials on the performance of the OFETs, an OFET with similar structures, shown in Fig. 1(b), has also been fabricated in a similar approach, except that the gate material (PPy) was replaced by a heavily  $n^+$  doped silicon wafer (resistivity of  $0.01 \Omega\cdot\text{cm}$ ). Fig. 4 shows the drain characteristics of this PEDT/PSS OFET with a channel length and channel width of 40 and 300  $\mu\text{m}$ , respectively. Based on the analysis method stated above, the main extracted electrical parameters of this OFET are field-effect mobility of  $0.8 \text{ cm}^2/\text{V}\cdot\text{s}$ , threshold voltage of  $9.3$  V, and subthreshold slope of 4.5 V/decade.

By comparing the electrical characteristics of the above two OFETs with the same channel length and width under the same bias voltages, the PEDT/PSS OFET with PPy as the gate has a drain current near thousand times smaller, much lower field-effect mobility, higher threshold voltage, and larger subthreshold slope than the OFET with heavily doped silicon as the gate. The main differences observed between the two OFETs should be attributed to the electrical properties of the gate material PPy and the dielectric material PVP. First, the different work functions of PPy and  $n^+$  doped silicon will cause the work function difference between the gate and the semiconductor, and thus result in different energy band bending. Second, there is a leakage current, on

the order of  $10^{-10} \text{ A}$ , flowing through the dielectric layer (PVP) during the measurement. When this gate leakage current flows through the gate series resistance formed by the gate material PPy, the reduction of effective gate voltage applied on the gate insulator  $\Delta V_{GS}$  is proportional to the resistivity and the gate leakage current according to the following:

$$\Delta V_{GS} = V_{GS} - V_{GSeff} = R_G I_{GS} = \frac{L}{A} \rho I_{GS} \quad (3)$$

where  $V_{GSeff}$  is the effective gate voltage,  $R_G$  is the gate series resistance,  $I_{GS}$  is the gate leakage current,  $\rho$  is the resistivity of PPy material, and  $L$  and  $A$  are the thickness and the effective area of the gate electrode, respectively.

Thus, the effective electrical field of the applied gate voltage is decreased about 100 times due to the smaller conductivity of PPy (generally less than 1 S/cm), compared to that of  $n^+$  doped Si, and much fewer carriers will be attracted to form the conduction channel between the drain and the source. It means that a much larger gate voltage  $V_{GS}$  applied on the OFET with PPy as the gate is necessary to achieve the drain current in the same order due to the largely weakened field effect. The larger subthreshold slope indicates that the device speed of the OFET with PPy as the gate is lower.

For practical applications, the OFETs are required to have smaller threshold voltages. Therefore, PPy as the gate material strongly affects the electrical characteristics of the OFET. To improve the performance and benefit from the various advantages of the OFETs, we need to investigate the conductive polymers with higher conductivities to work as the electrodes (the gate, the source, and the drain) and other solution processable dielectric materials to reduce the leakage currents. These will be the focus of further research on polymer microelectronic devices.

#### IV. CONCLUSION

In summary, based on the simple and low-cost fabrication processes including spin coating and RIE with aluminum as the dry etching mask, the OFETs with PEDT/PSS as the semiconductor have been successfully fabricated, and their electrical characteristics have been investigated in an ambient atmosphere at room temperature. All-organic materials were deposited by spin coating and patterned by RIE dry etching. This simple and low-cost fabrication technique may pave the way to fabricate all-organic FETs and circuits with other organic or polymer materials for practical applications. The influence of PPy as the gate material on the device characteristics has also been studied. Further research to improve the properties of the OFETs may focus on the organic semiconductors with higher carrier field-effect mobility, organic dielectrics with better quality, and conductive polymers with higher conductivity as the electrodes.

#### REFERENCES

- [1] C. Kuo and W. Chiu, "Field-effect transistor with polyaniline thin-film as semiconductor," *Synth. Metals*, vol. 88, pp. 23–30, 1997.
- [2] A. Tsumura, H. Koezuka, and T. Ando, "Macromolecular electronic device: Field-effect transistor with a polythiophene thin film," *Appl. Phys. Lett.*, vol. 49, pp. 1210–1212, 1986.
- [3] H. Sirringhaus, P. J. Brown, R. H. Friend, M. M. Nielsen, K. Bechgaard, B. M. W. Langeveld-Voss, A. J. H. Spiering, R. A. J. Janssen, and E. W. Meijer, "Microstructure-mobility correlation in self-organized, conjugated polymer field-effect transistors," *Synth. Metals*, vol. 111–112, pp. 129–132, 2000.
- [4] S. Scheinert, G. Paasch, S. Pohlmann, H.-H. Hoerhold, and R. Stockmann, "Field effect in organic devices with solution-doped arylamino-poly(phenylene-vinylene)," *Solid-State Electron.*, vol. 44, no. 5, pp. 845–853, 2000.

- [5] G. Horowitz, R. Hajlaoui, and F. Kouki, "Analytical model for the organic field-effect transistor in the depletion mode: Application to sexithiophene films and single crystals," *EPJ Appl. Phys.*, vol. 1, no. 3, pp. 361–367, 1998.
- [6] L. Groenendaal, F. Jonas, D. Freitag, H. Pielartzik, and J. R. Reynolds, "Poly(3,4-ethylenedioxothiophene) and its derivatives: Past, present, and future," *Advanced Materials*, vol. 12, no. 7, pp. 481–494, 2000.
- [7] S. M. Sze, *Semiconductor Devices Physics and Technology*. New York: Wiley, 1985.

## Fast Reverse Recovery Body Diode in High-Voltage VDMOSFET Using Cell-Distributed Schottky Contacts

Xu Cheng, Johnny K. O. Sin, Baowei Kang, Chuguang Feng, Yu Wu, and Xingming Liu

**Abstract**—A new approach to improve the high-voltage vertical double-diffused MOSFET (VDMOSFET) body-diode recovery speed is proposed. In this approach, a Schottky contact is integrated into every cell of the VDMOSFET. Experimental results from the fabricated samples show a 50% decrease in the reverse recovery charge and a 60% increase in the softness factor of the body diode in 500 V/2 A VDMOSFETs.

**Index Terms**—Body diode, recovery speed, Schottky contact, VDMOSFET.

### I. INTRODUCTION

Conventionally, a vertical double-diffused MOSFET (VDMOSFET) structure contains a parasitic body diode formed by the p-well and the n<sup>-</sup>-drift region. In bridge topologies for applications such as motor control, this internal diode is very advantageous to be used as a free-wheeling diode. However, its slow reverse recovery results in a significant increase in the switching power losses and seriously limits its usages. Several methods have been reported to improve the reverse recovery speed of the body diode. In the low-voltage range (breakdown voltage lower than 50 V), it was suggested to integrate a lumped Schottky diode in the center of the VDMOSFET chip [1], [2] to bypass the parasitic body diode. However, this approach cannot be used in a high-voltage device due to the poor blocking capability of the lumped Schottky diode. In the high voltage range (breakdown voltage higher than 200 V), usually carrier-lifetime-control techniques are employed. Irradiation by electron [3] or by proton [4] have been demonstrated to be effective in reducing the reverse recovery charge ( $Q_{rr}$ ) of the body diode; however, the VDMOSFET characteristics, such as the threshold voltage, leakage current, and breakdown voltage, are significantly sacrificed due to the damage induced by irradiations [3]–[5]. These parameters are liable to age easily. The finely controlled platinum implantation and diffusion is very effective to reduce the  $Q_{rr}$  [6]; however, this technique requires some sophisticated processes which involve heavy metals that are generally contaminative to the fabrication process.




Fig. 1. Schematic cross section of Schottky integrated high-voltage VDMOSFET structure. Notes:  $L_g$  is the width of the poly-Si gate on the mask;  $L_s$  is the width of the p well on the mask;  $x_{jp}$  is the p-well junction depth;  $L_g'$  is the spacing between the p wells under a poly-Si gate;  $w_s$  is the realized Schottky contact width;  $L_s'$  is the equivalent p-well width; and  $T$  is the width of the periodic cell.

In this paper, a new cell-distributed Schottky-contact structure is developed for the high-voltage VDMOSFET's application to improve the body-diode recovery speed. This approach has the advantages of no contamination, no aging of the electrical parameters, unaffected threshold voltage, and very easy implementation. Experimental results from the fabricated VDMOSFET samples with different Schottky-contact size in the cells are presented. Meanwhile, the simulations are carried out by using MEDICI<sup>1</sup> to exploit the case of different process linewidths.

### II. VDMOSFET STRUCTURE WITH CELL-DISTRIBUTED SCHOTTKY CONTACTS

Although the trench-gate structure is widely adopted as the modern low-voltage power MOSFET technology, the planar-gate structure still prevails in the high-voltage power MOSFET fabrication for its high ruggedness, technological simplicity, and the trifle influence of the "JFET" resistance in on-resistance of the high-voltage MOSFET. Based on the conventional high-voltage VDMOSFET structure, a new structure is proposed to improve the body-diode speed. Fig. 1 shows the schematic of the new VDMOSFET structure equipped with cell-distributed Schottky contacts. Fig. 1 also defines the various dimensions of the structure. In the structure, the Schottky contact is integrated into every cell of the VDMOSFET. The body diode is then composed by pn junctions and paralleled Schottky contacts. When this composed body diode is turned on, a part of the current will flow through the Schottky contacts in the form of majority carrier current. So, the injected minority carriers, and then the stored excess carriers, in the n<sup>-</sup>-drift region are reduced during the on-state, which enables a fast recovery when the body diode is turned off. On the other hand, the blocking capability of the Schottky contact is improved with this cell-distributed structure [7]. When a high voltage is applied at the drain electrode, the Schottky contacts will be electrostatically protected by the adjacent p wells as the depletion layers from the adjacent p wells will pinch off the n<sup>-</sup> region under the Schottky contact. Thus, the electric field under the Schottky contact is reduced.

Manuscript received November 15, 2002; revised February 19, 2003. This work was supported in part by the National Natural Science Foundation of China under Grant 69836010 and by the Beijing Natural Science Foundation under Grant 4013013. The review of this brief was arranged by Editor C.-Y. Lu.

X. Cheng, B. Kang, Y. Wu, and X. Liu are with the Department of Electronic Engineering, Beijing Polytechnic University, Beijing, China (e-mail: xcheng@ieee.org).

J. K. O. Sin is with the Department of Electrical and Electronic Engineering, Hong Kong University of Science and Technology, Hong Kong.

C. Feng is with the Beijing Power Electronic R&D Center, Beijing, China. He is currently on leave and with the Department of Electrical and Electronic Engineering, Hong Kong University of Science and Technology, Hong Kong.

Digital Object Identifier 10.1109/TED.2003.813226

<sup>1</sup>Trademarked.